Quad 2-line to 1-line Data Selectors/multiplexers. This X24C02 device has been acquired by IC Microsystems Sdn Bhd from Xicor, Inc. The X24C02 is. The LSTTL / MSI SN54 / 74LS is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select. S, 1 •, 16, Vcc. 1I0, 2, 15, E. 1I1, 3, 14, 4I0. 1Y, 4, 13, 4I1. 2I0, 5, 12, 4Y. 2I1, 6, 11, 3I0. 2Y, 7, 10, 3I1. GND, 8, 9, 3Y. Pin, Symbol, Description. 1, S, common data.

Author: | Shagul Tojakazahn |

Country: | Saudi Arabia |

Language: | English (Spanish) |

Genre: | Video |

Published (Last): | 2 June 2006 |

Pages: | 54 |

PDF File Size: | 15.34 Mb |

ePub File Size: | 19.65 Mb |

ISBN: | 681-1-23452-414-6 |

Downloads: | 24579 |

Price: | Free* [*Free Regsitration Required] |

Uploader: | Kagaran |

### Quad 2-line to 1-line data selectors / multiplexers – Robotech Shop

Iv example for a multiplexer with 4 waysone needs 2 entries of order. Its equation is thus A. All these considerations are translated in the truth table of figure These circuits have several inputs and only one exit. The stitching and the logic diagram of this 74517 are given on figure The integrated circuit is a quadruple multiplexer with 2 ways at entry of common selection.

If a multiplexer has n input, it is said that it is about a multiplexer with n ways. A multiplexer can be compared with a mechanical switch.

The number of the inputs of a multiplexer defines the number of ways of a multiplexer. We will see how to produce using logical doors a comparator of 2 binary digits.

### – Quad 2-input multiplexer – ChipDB

In general, the selected entry carries in index the state corresponding to the combination of the entries of order. We deduce the equation from it from S following: According to the state of the entry of selection Athe exit S recopy either the D0 entry, or the D1 entry. Return to the synopsis. Dynamic page of welcome. In this chapter, we will examine logical circuits very much used to switch data: Figure 25 gives the diagram symbolic system and the mechanical equivalent of a multiplexer to 2 ways.

High of page Preceding page Following page. The stitching of this circuit is given on figure 21, while figure 22 represents its logic diagram. The combinative network of figure 26 can provide the signal S. Figure 29 represents the diagram symbolic system and the mechanical equivalent of a multiplexer with 4 ways.

## Quad 2-line to 1-line data selectors / multiplexers 74157

Electronic forum and Infos. This table, one can extract the equation from the exit S following: Form of the perso pages.

To contact the author. Forms maths Geometry Physics 1. Using one or several entries of order, one switches one of the inputs towards the exit. That is to say to compare the two binary digits A and B. The number of the entries of order is a function of the number of ways of the multiplexer. The integrated circuit is a comparator 4 bitsi. Static page of welcome.

Click here for the following lesson or in the synopsis envisaged to this end. Electronic forum and Poem.

Thus, one can compare numbers of 8, 12, 16 bits…. How to make a site? A multiplexer can thus switch data made up of several bits. The first circuit compares the weak weights of A with the weak weight of B. Let us examine simplest of the multiplexers, that with 2 ways. By putting in series 74175 comparatorsone can compare two numbers of 8 bits.

A binary comparator is a logical circuit which carries out the comparison between 2 generally noted binary numbers A and B.